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1. SUMMARY. - This report covers the work accomplished during 
the second reporting period, and the work to be  under+taken dur- 
ing the third period of contract NAS5-9204, 
During the second quarter, progress on the rotary transformer 
was l e s s  than desired due to  problems in obtaining the necessary 
ferrite pieces f ~ r  the trzzsfmmer core. 
quarter,  however, a prototype rotary transformer was assembled 
and partially tested. 
improved trans for me r. 
Pkzr the end of the 
Work was also initiated on the design of an 
On the maximum power controller, parts of the system have been 
breadboarded and partially tested, including a pulse width multi- 
plier and an AC current  sample circuit. Limited testing on these 
circuits was  also accomplished. 
tification of the outpat of the ro*ary rransformer was also studied 
during this period. The result  of this study (discussed in this re -  
port) indicates that synchronous rectification may be ruled out due 
to the lack of a suitable semiconductor switch. 
The problem of synchronous rec-  
A simpler technique of maximum power sensing was also studied 
during this period. 
multiplier, thereby reducing the number of components in the Sys- 
tem by 20% to 25%. 
tion may be obtained, since the envisionec? system wi l l  operate 
with the same accuracy with reduced circuit tolerances. A S  a re- 
sult of the above, i t  is felt that an extension of the contract m a y  be 
desirable in order to  do a thorough investigztion of thisnew sys- 
tem. Additional time may also be needed on the development of a 
better rotary transformer, and to  perform a more complete test-  
ing program on. the system. 
This system wil l  eliminate the need for a 
Further component reduction and simplifica- 
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5. IPU”PRQDUCTI0N. - The scope of the original contract: included 
means for efficiently converting the zvailable p ~ ~ e r  from irrz-  
diated solar paceis to levels suitable for charging secondary 
batteries and €or operating electronic equipment. 
incorporate a rotary t r ans fomer  to couple the steerable panels 
to the satellite body reference, 
ficiency or so-called f ’ d i ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ t l  converter principles ’be 
incorporated 
This was to 
It was also intended that high ef- 
Basic in this system are two elements: 
1, 
2. The maximum power controller. 
The transformer it5eE with the associated inverter 
circuits; 
The latter includes a m-dtiplier, sy~~ch~opzou~ i  detector, jitter gen- 
erator, current  sample circuit, and a pulse width controller. 
During this period, a prototype rotary t ramformer  ?.-as completed 
and partially tested. The design of a more refined rozary t rans-  
former was t;?nderhken, fnves t iga t im  of the optimum configura- 
tion for the main converter to drive the rotary transformer with 
the specific aim of determining the relative merits of the Z-trans- 
istor center tap transfarmer converter as opposed to the 4-trans- 
istor single pr imary  winding transformer was also undertaken, 
A study of a simpler method of maximum p w e r  controlling was 
also initiated. 
6 .  DlSCUSSfON. - 
5.1 SYSTEM. - As s h m -  in t h e  attached ‘block diagram: Figure 1 ,  
the regulator system consists of the following major components: 
the rnair? converter with i ts  associated driving oscillator; a to- 
tary transformer; rect i fyhg and filtering circuitry; the main 
switching regulator; a multiplier C ~ P C U ~ ~  tlsed for making tke zc- 
tua’l pcrwer measurements; a j i t ter  generator; a synchronous de- 
tector;  and, the current transformer used to sample the output 
current  of the rotary transformer. 
Briefly, the operation of the system is as follows: The DC volt- 
age from the solar cell is converted to an AC square wave with a 
frequency somewhat higher than IOkc. 
through the rotary transformer,  is rectified and filtered, and is 
fed to rhe h p u t  of rhe main  duty cycle modulated switching regula- 
tor. 
€dl wave sampled by means of a current transformer whose out- 
put i s  rectified and used as  a sample of the main line current. 
This current  sample, along with the voftage output of the m a h  
rectifier f i l ter ,  is f e d  to the input of the multiplier circuit con- 
sisting of a duty cycle modulator and an averaging filter. 
The square wave is coupled 
The currect  in the secondary of the rotary transformer is 
The output of the multiplier circuit  is AC coupled to the input of 
an AC amplifier and synchronous detector, where it  is synchron- 
ously detected with a n  output from the jitter generator circuit as 
a reference. 
the cnn t sd  circuit  of the main switching regulator. 
of rhe synchronous detector is fed ro the control input of the main 
pulse width controller. 
controller towards a null in the synchronous detector output. 
point is coincident with the rnaxhum power output. 
JTftter is  provided by injecting a j i t ter  signal into 
The output 
This signal drives the main pulse width 
This 
2 
6 . 2  CXRCUIT DISCUSSION. - The individtuaf portions of the reguiating 
s y s t e m  will be discussed in s o m e  detail in order  to define their 
operatirig requirements and the specific techniques for T e e t i n g  
these requirements. 
3 
6.2, 1 ROTARY TRANSFORMER. - At the beginning of this work interval, 
the fabrication of the ferri te cores  znd shells for the test  t rana-  
former ,  see Figure 2,  w a s  subcontracted to the Stackpole Carbon 
Company, of St. Marys, Pennsylvania. Delivery was scheduled 
to permit  the assembly of the transformer in time to make some 
significant tests.  When the time approached, it was discovered 
that some other work had taken priority and that this contract 
had been delayed so that it was expedient to change plans. 
had on hand from a previous order  some small pieces of fe r r i te  
from which a preliminary transformer could be made, 
therefore made to have them machined locally and then assembled 
for test. The cementkg of the many pieces together not only con- 
sumed t h e ,  since curing time had to be allowed between each ap- 
plication, but also resulted in i? structure having many residual air 
gaps in series.  This, of course, required additional excitation am-- 
Mat r ix  
Plans were 
pe re - tu m $3. 
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6,2,2 W X N  CONVERTER, - The exact ~ o ~ i ~ ~ ~ ~ t ~ ~  for the main COB- 
vester has not been f k ~ l i z e d  at  this date. Several factors affect 
the final. choice, not the least of which is the: modified rotary trans- . The present feelin is t'mt in order to rni2imiee 
red in the ~~~i~~~ 
ration at a r ~ ~ ~ t i ~ ~ ~ ~  high volitage level oZ 40V ta 5OV, 
the rotary transfarmer, and tu 
uration wil t  be the ultimate choice, 
Certain problems are inherent in this device. Specifically, the 
problem af guaranteeing that the two t ransis tors  on one side of the 
bridge to not wind up both "0x1" at the same t ime far any period of 
h e ,  since currents drawn under this condition can be rather large. 
In line with this, the technique of deriving the drive for the switching 
transistors from what amounts  to a current transformer h series 
with the r ~ t a r y  power transformer is being investigated. 
a ?wo-fol4 advzntage, i~ that ~h?e drive fo r  the switching transistors 
remains a reasonably fixed proportion of the current drawn through 
the collector circuit. This results in maximizing the efficiency of 
the converter from the standpoint of drive, and it has a secondary 
advantage of not providing the heavy drive a t  the moment when the 
main current path might be through two switches on one side of the 
bridge. A bridge configuratian, in addition to reducing the amount 
o€ wire required for the main transformer,  does provide for con- 
siderably better damping of the transformer itsel€, which is of 
value in reducing the amount of overshoot spikes on the converter 
wave form. 
type transformer involved is somewhat more severe than in the very 
tightly coupfed torroidal configuration, ir, that there is an inherent 
ais gap in the t ransformer  which does lead to some leakage flux, 
'This bas 
The problem of overshoot aiid ringing on the particular 
A breadboard converter section was constructed for use in testing 
the first model of the r~ t i z ry  power transformer.  
primary transformer. 
ure 3 consists of 3 main parts. 
regulator to provide a regulated voltage for the timing oscillator, 
the timing oscillator itself, and the main converter consisting of a 
ir ~f driven switches znd the necessary t r ~ ~ ~ ~ ~ ~ ~ ~  ~~~~~~~~~~ 
the drive adjusting components. 
Tke circuit is of 
the 2-transistor type designed to drive a p~~f- t -puf l  center f~pped: 
The circuit  of the converter s h a m  in Fig- 
These a r e  a simple dissipative 
The main converter consists of two power transistors,  Q S ,  and Qb, 
which function as driven switches, taking their drive from the mag- 
netic oscillator transformer secondary, and converting the I3C input 
from the solar panel to a square wave a t  the oscillator frequency, 
Diodes CR4 and CR5 provide reverse transient voltage proteerim for 
the converter transistors. The network, c a s i s t i n g  of CR5, GR?, 
zener diode, rehjistor capacitor combination is used to csuppre~is 
transient overshoots to the collector of converter transistors 8 5  
and QQ. These transients are rectified by diodes CR6 and CRY, 
and when their value exceeds the breakdown of the zener diode which 
is chosen to be equal to the highest input voltage expected from the 
solar cells plus a small  safety margin. 
the zener diode resistor combination back to the main DC bus line. 
Thls provides some damping of the overshoot wave form and has the 
added advantage that it returns s o m e  paver  to -the bus line where it 
can be used, 
Current is drawn through 
The c o n v e r t e ~  was connected i o  the hput  o i  the rotary power trans- 
former.  
fied, filtered, aad applied to a load consisting of ordinary incan- 
de seent light ulbs f o r  convenience. 
bulbs was va 
Initial test ing of the canverter, rotary pawrer transformer cornbina- 
tion, indicated that the concern previ 
creased ~~~n~~~~~~~ carrent and lea 
was justified, Overshoot ~ ~ ~ ~ $ ~ ~ ~ t s  af a relatively high ~ ~ ~ ~ i ~ d ~  
istors ~ ~ n d  the ~~~~r~~~~~~ circuit previously discussed was added 
tc su7press these to allaw ~~~~~~~~~~~ measurements to 
~ ~ p ~ ~ ~ ~ ~ ~ a ~ ~ ~ ~  50 watts, and ~~~~~~~~~~~~ ~ e r e  taken aver an in- 
put power range of from approxi-matefy 28 watts to 80 watts. W i t h  
The output of the rotary transformer was full wave recti- 
The number and type of light 
ed in order to vary the power drain m the converter. 
ly expressed over the in- 
reactance produced by m d -  
tiple air gaps in the t ~ ~ ~ ~ € ~ ~ ~ ~  care bailt up Oi mdtip le  sections 
and ~~~~~~~ were present on the callectors (lf the converter trans- 
rnl i f j e  G r i v e  foi- the fizz? y ~ g ~ i t ~ h ~ s  Y ~ * , S  cptizizpfS_ p g ~ a . ? ~  IFPVPZ of 
6 
input currents  ranging f r a m  f , L )  to 3 . 2  ampst and the voltages o 
15V to 25V, the relatively law voltage range was chose2 in order 
to minimize the amount of power lost in the overshoot suppression 
circuit in order to give ii more  realist ic impressisn of &e actual 
performance of the converter. 
It should be pointed out that the efficiency of the converter at the 
lower voltages is somewhat less than that which can be obtaiaed in 
higher voltage levels with an optimized transformer design. This 
data is shown in the accompanying table (Table f )  and plotted in the 
accompanying graph (Figure 4). 
circuitry was energized separately and the figures represent the 
performance of the combination of the main converter switches and 
the rotary pawer transformer# plus the rectifying diodes. 
encies ob this combination vary from approximately 81% to a high of 
somewhat over 88% with the higher efficiencies occurring a t  the 
highest voltage level tested, an6 decrease somewhat with increasing 
current  levels, 
ing of the 2-transistor converter, that work should proceed with a 
4-transistor bridge t y p e  converter in order to allow a preliminary 
evaluation of its performance with the present transformer to be 
studied and evaluated against the performance of the 2-transistor 
c i rcui t  in order to give a better insight as to which direction the 
second model of the rotary power transformer design should take. 
This course is presently being pursued and the bridge type converter 
circuit will be evaluated during the next reporting period. 
FOF these tests, the oscillator 
Effici- 
It is €eft a t  this time that prior to more detailed test-  
As previously stated, work on the second model of the rotary power 
transformer is in process, and as  soon as preliminary testing of the 
bridge configuration converter is complete, the winding configuration 
€or this model will be chosen and fabrication oi the second model of 
the rotary power transformer will  be completed. 
to date indicates that the overall efficiency of 85% can reasonably be 
expected. It is expected that signsicant improvements in the t rans-  
former and the converter itself can be made. 
Preliminary testing 
6 . 2 . 3  RECTIFYING Ah9 FUCTERlNG CKFtCUITJ3.U. - At j>rasant, rectifi- 
cation of the output of the rotary transformer is  being accomplished 
by the use of diodes. After being rectified and filtered, the output 
of the rotary transformer i s  then again chopped by the p ~ l s e  width 
switch of the main switching regulator, The possibiIity of cornbin- 
ing the functions oi rectification and pulse width swizching into one 
operation can be seen to hold possible advantages insaiar as greater 
efficiency due to the removal of a voltage drop and greater reliabil- 
ity due to a reduction in the number of components. 
however, one finds that in this application the only semiccmductar 
devices that a r e  designed for this sort of application are SCR' S. 
d t e r  study, 
The semiconductor device required must be capable of handling a 
minimum forward current of 5 amps and be capable of blocking at 
least 50V in the reverse direction. 
capable of handling a minir?-!um of 5 amps in the forv,-a.=2 2irection 
and be capable of blocking 50V in the forward direction, and lCOV 
in the reverse direction. 
by a circuit which u s e s  two chokes and two recirculating diodes, 
requiring that the switching device block only in the reverse  direc- 
tion. This system, however, requires the use of much larger  
chokes, since the choke must supply energy for greater than one- 
half cycle, and also more current  flows through the recirculating 
diodes which results in higher losses. 
A preferred device would. be 
The l e s se r  requirements zre produced 
The design of transistors is such that they do not readily lend them- 
selves to this type oi function, being designed to conduct and block 
Ir* the same direction. In the reverse  direction, a transistor must  
block with the base-to-emitter diode which normally has a 5V to 
15V breakdown rating. If the circuit  utilizing two chokes and r e -  
circulating diodes is used, there is no necessity of blocking in the 
forward direction, so that if the transistor is used in the irverted 
mode (swapping emitter and collector functions), the reverse  block- 
ing can be accomplished. 
that the beta in the inverted mode is less than one at high currents  
(greater  than 1 amp}. 
is tors  used in this configuration more lossy than diodes. 
The problem with this configuration is 
The drive required, therefore, makes trans- 
One device that will meet the breakdown and conductialz require- 
ments is a silicon controlled rectifier. 
device are: 
The diszdvantages of this 
8 
( 1 )  
(2) It is slower than a fast s w i t c h k g  transistor; and 
(3) 
It bias a high for&r.arc! drop, since it has 2 diode in the 
forward  path; 
i t  requires a more complex driving circuit. 
It appears from the above d isc~ss ion that at the present t h e ,  
the best technique is the use af diode rectifiers fallowed by a 
transistor pul5e width switch. Further study, however, will 
be given to the other techniques. 
9 
6.2.4 CURRENT SAMPLE. - The current sample circuit  is giver? in Fig- 
ure  5. 
current  in both windings of the rotary transiormer secondary, The 
output of the current transformer is peak-to-peak rectified by a 
voltage doubler circuit. The load resis tor  fR1) on the voltage 
doubler converts the current to a proportional voltage (El). At 
doubler introduce a small non-linearity in the current  to voltage 
conversion. As the output voltage increases,  the effect of this 
non-linearity is reduced. The data in Table 2, which is plotted 
the circuit. 
data was taken. 
changed by simply changing the load resistance (RI)  on the doubler. 
Curves a r e  plotted for a 1K ' and a ZK:" load resistor. 
it consists of a current  transformer (T2), which samples 
Low vol*eges. the mE--liiIlearity iErrc?&ucPci by tire diodes *- tho 
&n F i g z r ~  6 ,  in a nln+ cr_C tf?p i n n r t t  r i i yvent  ~ U b i ? )  ~ . r \ l t e g ~  of r-- - --I---- - - - - - - - I  r -- 
The current to voltage conversion ratio can be 
Figure 5 shows the test  configuration from which the 
6.2.5 MULTIPLIER, - The multiplier circuit functions as the instankme- 
ous power measuring portian of the regufatkg system. 
plishes this by producing a continuous product of the voltage on the 
main bus and the current drawG through the main bus. 
term is then proportianal to  the power being drawn from the bus. 
For the specific u s e  intended here, +&e absolute value of the power 
bekg measured is of fittfe significance, and the desired output is 
actually the variation of this gawer level as the effective ioad is 
j i t tered by some small increment. 
chosen for convenience, and tends to minimize the effects of nan- 
linearities occuring outside the range of interest. 
It accom- 
This product 
This allows scale factors to be 
The multiplier consists basically of a duty cycle modulator, a switch, 
and an averaging filter. MuItipfication occurs in the following fash- 
ion: If a voltage is applied to the input of the switch and the duty 
cycle, or ratio of "on" and "oif'' t imes of the switch is varied, it 
can be seen by inspection or  shawn by Fourier analysis of the r e -  
sultant wavefarm that the irverage output of the switch is the input 
voltage times rhe duty cycle. Consequently, if this average output 
is then detected by means of an ziveraging fi l ter;  the output of the 
fi l ter  will be a product of the input voltage and the duty cycle. If 
in turn the duty cycle is made proportional to some other parameter,  
in this case specifically the bus line current, the result  is the 
product of the bus line current  and voltage, which of course is 
power. 
parameters  being multiplied a r e  sufficiently slower than the switch- 
ing ra te  of the duty cycle modulator such that the output can be prop- 
e r ly  fi l tered without attenuating the variations caused by either in- 
This assumes  only that the rates of variations in the two 
put * 
Detailed operation of the circuit  (Figure ?) is as follows: 
is tors  Q2 and Q3 form a differential pair which functions a s  a volt- 
age comparator. 
current  source comprised of transistor Q4 and associated resis tors .  
The purpose of the constant current source is to hold the operating 
point of the differential stage c a s t a n t  with relatively wide swings 
a t  the two inputs and to  provide maximum coupling between the two 
halves of the differential amplifier. The base of Q2 is  driven with 
a firiear ramp ~ ~ ~ r a ~ ~ ~  by constant current generator at. and asso- 
ciated resistors, which charges capacitor Cf at a linear rate, 
ramp is reset  to ground once per cycle of the main oscillator by 
shunt switch Q8 which is driven by a differentiated output irom the 
oscillator. 
Trans-  
The emitters of Q2 and Q3 are fed by a constant 
The 
L'he output of rhe carrepi sample L i L - L u i f .  is fei: tc; tE1z 
other hput of the volkage cornparator which is the base of Q3. 
If the action of the circlrit is considered from the time the r a m p  has 
been reset, it may be seen that Q3 at this time is conducting, which 
in turn causes Q7 to be in the "on'! or conducting state xhrough the 
action af the driver  transistors Q5 and ab. Excessive gain is used 
between the output of &,e comparator and the switch transistor Q7 
in order  to sharpen the switching time, As the ramp r ises ,  it trf- 
timately reaches a n  amplitude where it equals o r  slightly exceeds 
the voltage at the base of 0 3  and causes the differential amplifier 
to 4WyLrtg i_n_ the opposite direction, i .  e . .  Q2 conducting and Q3 
heading toward cut-off. 
When this condition occurs, Q7 will go to the "off" state. again 
through the action of driver tmnsistors Q5 and Q6. When Q7 is 
in the "off" state, the clamping diodes, CR1 and CR2, in con- 
junction with the current  source Q8, hold the output of Q7 a t  
ground level. If the ramp is linear, the time required to reach 
this state is a function of the voltage at  the base of Q3, which is 
in turn a function of the current  through the main bus. A s  this 
level is raised aad lowered, the duty cycle of the ser ies  switch 
Q7 is raised and lawered in direct  proportion to the control sig- 
nal. 
fi l ter  in order to obtain the average value which then yields the 
des i red  product term . 
The output of Q7 is averaged by means of a mdtisect ion RC 
Test results on the multiplier a r e  tabulated in Table 3 ,  and plotted 
-in Figure 8. Es was held conshnt  while El  was varied through its 
operating range. This  was  chen repeated for tar ious levels of Es. 
For a given Es value, the output of the multiplier should be a linear 
function of E,. It can be seen, 
however, that there appears to be a small offset in the output, This 
is caused by missmatch in the differential amplifier, storage time 
in the ser ies  switch transistor Q7, and the finite rise and fall tirnes 
of the output of Q?. In operation, however, the multiplier is never 
required to operate at less  than a 20% duty cycle, so that the non- 
linearity a t  fow levels causes no problems. 
This i s  demonstrated in Figure 8. 
An obwious alternative approach ta the duty cycle modalation por- 
tion of both the ~ ~ ~ ~ ~ F l ~ ~ r  and the main power controller would be 
the use of a magnetic ~~~~~~~~ as the current  or voltage-to-duty 
cycle converters, A cursory examination of the alternatives would 
seem to indicate that although the magnetic amplifier ha6 certain 
advantages, specifically in t'hat its control winding may be placed 
directly in a DC line thus  making i t  quite convenient f rom the stand- 
point of sampling DC current. It does suffer from certzin disad- 
vantages which tend to reduce the desirability of this approach. The 
magnetic amplifier is basically a non-lirnear device requiring use of 
fairly extensive fpedhzck to f , i ~ e g r i ~ e  it to the point where a multi- 
plier output would be a reasonable function of the true output power. 
A fair amount of additional circuitry is necessary to obtain reason- 
ably fast switching waveforms from the device without the need for 
thrc3..~k- 8 - * -  - T = P - ~  I ~1 let cf p-.ver, B is retative1.y inflexible in that any 
type of scale change is effected by redesigning and rewinding the 
device. It is somewhat expensive to build in the special configura- 
tions required for this case. 
ponse if one attempts to de rive much gsin from it, which while not 
particularly important for this specific uszge, would tend to narrow 
the range of possible applications for the multiplier device. 
It also has a rather slow speed of res- 
Further comparisons between the two techniques, namely that of 
circuit  techniques as opposed to magnetic amplifier techniques for 
the duty cycle conversion, will be carried out to insure that the 
technique which has been chosen for the moment is at  least  as good 
as the magnetic amplifier approach. 
6 . 2 . 6  SYNCHRONOUS DETECTOR. - The function of the synchronous 
detector (Figure 9)  is to provide a DC output which is z f u ~ c t i o n  of 
both the phase and amplitude of the jitter frequency output of rhe 
multiplier. To accomplish this,  the j i t ter  frequency output of the 
multiplier is  AC amplified and synchronously detected by means  
of a shunt chopper which takes its drive from the jitter generator, 
This drive siw-al is phase shifted samewhat to compensate for- 'he 
phase shift in the input signal to the detector, due to filtering of 
the main bus line and the response of the main pulse width regu- 
lator.  
Following the chopper is a 2 - s t a g e  DC amplifier which boosts the 
signal level and in addition performs the final rectification. 
though both a positive and negative output would be available f rom 
this circuit, the positive output- only is  taken since the single sided 
output is sufficient to coztrol the m a i n  ?utse  wid th  c o ~ v e r t e r .  The 
control circuit operation is  such that the output. of the synchronous 
detector is essentially zero up to the point of maximum power, and 
then r ises  in a posi ively-going direction very sharply a s  the maxi- 
r n u r  power point is  reached. 
phase reversal which occurs  a t  the multiplier output a t  the point 
whs-e maximum power is reached. This output is then fed to the 
main pulse width converter and used to control the duty cycle of the 
main regulator in such a manner 3.3 to hold the power Grawn f rom 
the main bus at a Faint v e r y  ne? . rhe T a x i r u m  power level. 
A l -  
This  r i se  is commensurate with the 
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6 - 2 . 7  MAIN PULSE W I D T H  CONTROLLER, - The main pulse width con- 
troller ( Figure 1 0 )  again consists of a d u q  cycle modalator and s e -  
r ies switch and functions in a very similar fashion to the duty cycle 
modulator =sed for the multiplier circuit, with t5e exception t5at ir? 
this case, the duty cycle is made  proportional to the output from the 
synchronous detector. In this circuit, a5 in the m*dtiplier, the con- 
t rol  signal from the synchronouhj detector is compared wizh a linear 
ramp by means of a differential comparator which controls the ser ies  
switch through its associated driver transistor stages in such a man- 
ner as to  vary its duty cycle a5 a function of the input signal from the 
synchronous detector. 
The sense of this circuit is opposite io that of the mufriFlier in that 
an increasing input from the spchronous  detector yields a. longer 
"off" time and consequently a lower duty cycle. 
ramp in this case is reset once per half cycle of the t i m i n g  oscilla- 
tor ,  ar,d the jitter is injected into this control by -means of a ?Tans- 
istor switch wfnich switches the resistor in and out of t h e  clivider for  
A e  current source, ?hu- ---od=lcing a mod-dation of the current 
source output and a variaiion slope of the ramp generated by the 
current source and its capacitor. This ,  of course,  modulates the 
duty cycle of the main controller switch and acts a s  a varying load 
on the output of the rotary transformer. The main power input to 
the controller is  taken directly from the rectified output of the main 
rotary transformer.  The output of the switch is averaged by  means 
of an LC filter which u s e s  a recycle diode in order to provide a path 
for the current flow which occurs when the store6 energy in the in- 
ductor is released &to the l o a d  during the "off" portion o i  the cycle. 
- n e  uz tpu t  of tfie main conr ro l f e r  is then f e d  to the loa6 nh ich  C O R -  
sists of the battery ar?d the r e s t  of the ouipct load. 
h addition, :he 
-3  
6 . 2 . 8  JITTER GENERATOR. - The jitter generator  is simply a 10%- fre-  
quency oscillator run3iEg at approxirriately 10 cycles per second 
which provides the drive far  the synchronous detector and  the! switch 
which introduces the jitter into the main switching regulator.  
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8. PROGRAM FOR N E X T  REPORTING INTERVAL. - During the next 
quarter, i t  is planned to have working i?. maximum power controller 
which is operating in conjunction with the rotary Transformer. 
system will make use  of a pu lse  width moddated i??u:tiplier to meas-  
u r e  the pawer. 
the power by maximizing the current  into the load will be bread- 
boarded. 
tiel ow. 
This 
It is a l s o  expected :hat a system which maximizes 
The work planned on each piece of the system is d'scuesed 
Rotary Transformer.  Testing of the prototype rotary t ransformer 
will continue and the fabrication of the final unit will be started and 
will be completed near the en6 of the next period or ear ly  in :).e_ fol- 
lowing period. 
&in Converter. 
drive configuration fo r  the v a i n  converter. 
ever ,  will have to be delayed anti1 the completion of the final rotary 
tra nsf orrn e r . 
More work will be done on determining rhe optimum 
SOT? of this work ,  how- 
iMaximum Power Controller. The remhining par ts  of the maximum 
? m e r  controller will be breadboarded a n d  the entire system tested. 
Work will a lso be started on simulated solar panel and load resist- 
ances. Since both the source resistance (solar cell resistance) and 
the load resistance {batteries and Dulse width regulator) a r e  very 
non-linear, i t  is considered important to build simulators for the 
source and load resistances in order to properly test the system. 
9. CONCLUSXONS A N D  RECONUIENDATZONS. - From the results that 
have been obtained t o  this date, there appears to  be no major  obstacle 
to meeting the tecbiical requiremenrs of the contract. 
o rder  to produce the optimum system, we feel that additional rime 
will probably be required. 
HoweverB 
This time would be spent primarily in three areas: ( 1 )  redesigning 
the rotary transformer to produce a lighter and more  efficient unit, 
(2) studying and implementkg the simplified method of maximum 
paver controlling described in the discussion, and (3)  designing and 
building - source and load simulators and using these to perform more  
detailed testing of the overall system. 
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